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ABSTRACT
Early vision stages represent a considerably heavy computational load. A huge amount of data needs to be
processed under strict timing and power requirements. Conventional architectures usually fail to adhere to the
speciﬁcations in many application ﬁelds, especially when autonomous vision-enabled devices are to be imple-
mented, like in lightweight UAVs, robotics or wireless sensor networks. A bioinspired architectural approach can
be employed consisting of a hierarchical division of the processing chain, conveying the highest computational
demand to the focal plane. There, distributed processing elements, concurrent with the photosensitive devices,
inﬂuence the image capture and generate a pre-processed representation of the scene where only the informa-
tion of interest for subsequent stages remains. These focal-plane operators are implemented by analog building
blocks, which may individually be a little imprecise, but as a whole render the appropriate image processing very
eﬃciently. As a proof of concept, we have developed a 176x144-pixel smart CMOS imager that delivers lighter
but enriched representations of the scene. Each pixel of the array contains a photosensor and some switches and
weighted paths allowing reconﬁgurable resolution and spatial ﬁltering. An energy-based image representation is
also supported. These functionalities greatly simplify the operation of the subsequent digital processor imple-
menting the high level logic of the vision algorithm. The resulting ﬁgures, 5.6mW@30fps, permit the integration
of the smart image sensor with a wireless interface module (Imote2 from Memsic Corp.) for the development of
vision-enabled WSN applications.
Keywords: focal-plane image processing, reduced scene representation, power-eﬃcient VLSI implementation,
Wireless Sensor Networks
1. INTRODUCTION
Conventional processing architectures handle a purely digital signal ﬂow until the outcome of the targeted
result. All processing is carried out in the digital domain over data ultimately coming from an analog-to-digital
conversion interface. When the data to be processed corresponds to 1-D signals, e.g. audio, this approach usually
suﬃces to achieve a high throughput with low power consumption. However, for multi-dimensional signals, e.g
an image sequence, the amount of information becomes so massive that conventional architectures fail to meet
the speciﬁcations under strict timing and power requirements. On one hand, strict timing requirements can be
only fulﬁlled by high-speed data processing, what in turn demands a digital processor running at high frequency.
On the other hand, the dynamic power consumption of a digital processor is proportional to the frequency of its
clock.1 A tradeoﬀ arises which is quite diﬃcult to solve for applications requiring both conditions.
Nature gives us some hints on how to eﬃciently implement the processing of an image ﬂow. In natural vision
systems, the visual information is not only acquired but also pre-processed in the focal-plane device, the retina,
before being sent to the visual cortex.2 Interestingly, this pre-processing is performed in the analog domain by
means of dedicated biological circuitry organized into layers.3 The result is a retinotopic and simpliﬁed though
elaborated version of the corresponding scene, i. e. less data but of a higher abstraction level. A clear example of
the capability of this approach to extract only the relevant information from the visual stimulus is the human eye.
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In it, the information collected by about 150mill. photoreceptors is pre-processed by the retina and compressed
into about 1mill. ﬁbers composing the optic nerve.
Diﬀerent prototype chips emulating the natural vision processing chain can be found in the literature.4–6
These chips implement a massively parallel focal-plane array where each pixel does not consist only of a simple
photosensor but also includes analog processing circuitry. The resulting pixel-level processor is usually 4- or
8-connected to its neighbors rendering a processing grid that makes use of the SIMD (Single Instruction Multiple
Data) paradigm.7 Thus, each element of the grid, that is, each pixel-level processor, executes the same instruction
while operating over diﬀerent data. This framework to pre-process images is especially suitable if we analyze
the characteristics of low-level tasks,8 commonly applied in early vision stages. To start with, low-level tasks
feature a very regular computational ﬂow, that is, all pixels are equally processed at every step. Therefore, few
instructions applied to all pixels deﬁne the corresponding task. Additionally, the result of the computations
associated with each pixel is usually independent from the result of the computations over the rest. This means
that each pixel can be processed in parallel with the rest without distorting the outcome. And ﬁnally, a moderate
accuracy (6-7 bits) suﬃces for this outcome in most cases. This enables the use of analog circuitry, not very
precise but faster and more area- and power-eﬃcient than its digital counterpart.
So far, the reported implementations based on the guidelines just described can be considered as general-
purpose vision hardware capable of reaching excellent performance ﬁgures in terms of the ratio ‘power consump-
tion’/‘computational power’. However, their power consumption as a whole makes them still too heavy for their
incorporation to applications demanding really low power budgets. Bearing in mind this type of applications,
we have designed a prototype vision chip called FLIP-Q, reported recently.9 This chip also follows the guidelines
above sketched but only a reduced subset of focal-plane processing primitives is implemented. These primitives
deliver user-deﬁned simpliﬁcations of the scene at ultra low energy cost. Indeed, the simpliﬁcation of the scene
is a key point for one of the application ﬁelds which can take signiﬁcant advantage of the bioinspired approach
for low-power image processing proposed: vision-enabled Wireless Sensor Networks (WSNs).10
All in all, in this paper we ﬁrstly review the processing capabilities of the FLIP-Q prototype and justify the
choice of the focal-plane primitives implemented. We describe later the integration of FLIP-Q with a commercial
WSN platform. Finally, some preliminary results extracted from the resulting system are presented.
2. FLIP-Q: POWER-EFFICIENT IMAGE PROCESSING FOR VISION-ENABLED
AUTONOMOUS DEVICES
The eﬃcient operation of FLIP-Q is mainly supported by the physical implementation of a diﬀusion process. The
concept of diﬀusion is widely applied in physics. It explains the equalization process undergone by an initially
uneven concentration of a certain magnitude. A typical example is heat diﬀusion. Mathematically, a diﬀusion
process can be deﬁned by considering a function V (x, t) deﬁned over a continuous space, in this case a plane,
for every time instant. At each point x = (x1, x2), the linear diﬀusion of the function V (.) is described by the
following well-known PDE:
∂V
∂t
= D∇2V (1)
where D is referred to as the diﬀusion coeﬃcient. We are assuming that D does not depend on the position
and therefore an isotropic diﬀusion is taking place. After some transformations of Eq. (1), it is possible to
demonstrate11 that a diﬀusion process is equivalent to the convolution expressed by the following equation:
V (x, t) =
1
2πσ2
e−
|x|2
2σ2 ∗ V (x, 0) (2)
where σ =
√
2Dt. This equation shows that a diﬀusion process intrinsically entails a spatial Gaussian ﬁltering
varying along time. The width of the ﬁlter is determined by the time the diﬀusion is permitted to evolve: the
longer the diﬀusion time, t, the larger the width of the corresponding ﬁlter, σ. This means that, ideally, any
width is possible provided that a suﬃciently ﬁne temporal control is available. Another interesting property
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(a) (b)
Figure 1. RC network performing isotropic diﬀusion (a) and its MOS-based counterpart (b).
of diﬀusion is that, for t → ∞, only the dc component of V (.) remains. Furthermore, this dc component is
completely unaﬀected by the diﬀusion process itself.
Consider now the RC network depicted in Fig. 1(a). A real — spatially-discretized — diﬀusion process takes
place within this circuit. An uneven charge distribution at the capacitors is diﬀused across the network and
along time with a pace which is determined by the time constant τ = RC. Eventually, a steady-state is reached
when the charge is evenly distributed. Note that no additional energy is necessary for the network to evolve
apart from the initial charging of the nodes. This means, taking into account the linear relation between charge
and voltage in a capacitor, that if we map the pixel values of an image into the initial voltages at the capacitors,
a family of Gaussian ﬁlters can be applied to such an image. And this can be done without energy cost by
simply letting the network to evolve. Two problems mainly arise regarding the VLSI implementation of this
circuit. First of all, it is necessary to stop the dynamics of the network at user-deﬁned time instants in order to
obtain targeted Gaussian ﬁlters. Simple resistors linking the nodes can not be used to this end as they only have
2 terminals. Secondly, the low sheet resistance exhibited by the most resistive materials available in standard
CMOS requires very large areas for the necessary values of resistance. We have demonstrated12 that these two
problems can be solved by the MOS-based counterpart depicted in Fig. 1(b). The use of MOS transistors biased
in the ohmic region instead of resistors enables the control of the network dynamics through the gate terminals.
Besides, their ratio resistance/area is much greater than that of the resistors made with polysilicon or diﬀusion
strips. As a result, and despite the unavoidable nonlinearities of the transistors, equivalent resolutions around
6-7 bits are obtained from the MOS-based RC network implemented in the FLIP-Q prototype.
By combining the programmable ﬁltering delivered by a time-controlled MOS-based RC network with recon-
ﬁgurable block-wise image plane division, the image processing capabilities are boosted. Thus, in FLIP-Q, it
is possible to extract information about diﬀerent spatial frequency bands at user-deﬁned regions of the image
plane. Also the possibility of computing the dc component of a group of pixels by means of a long enough
diﬀusion allows for multi-resolution and foveated scene representations. And, even more importantly, the axioms
of linearity, shift invariance, semi-group structure, and not enhancement of local extrema held by the Gaussian
kernel associated with the diﬀusion process permit the generation of independent scale spaces13 in sub-divisions
of the focal plane. An example of this operation can be seen in Fig. 2. Scale spaces constitute a framework for
image processing14 that makes use of the representation of a scene at multiple scales. It is useful for example to
detect scale-invariant features that characterize a scene.15
The last primitive implemented in FLIP-Q is also based on the diﬀusion carried out by the MOS-based
RC network as well as on the reconﬁgurability of the focal-plane. Each pixel-level processor comprising the
focal-plane array includes the simple circuit depicted in Fig. 3. The voltage Vij(t) represents the value of the
corresponding pixel after performing diﬀusion for t seconds and stopping the network dynamics. Then, by using
the transistor ME and the switch SE , the energy associated with the pixel at that point of the diﬀusion process
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Figure 2. Independent scale spaces within focal-plane sub-divisions of 16×12px.
Figure 3. In-pixel circuit for the computation of the energy.
can be computed at VEij , that is:
VEij = k|Vij(t)|2 (3)
where k is, ideally, a constant whose value depends on several technological parameters. Finally, thanks to the
interconnection of each pixel-level processor with its neighborhood, the energy of a set of pixels can be attained.
Thus, considering a regular focal-plane division where each block is composed of W × H pixels, the energy of
the block (k, l) computed by the hardware will be:
Ekl(t) = k
′
W∑
i=1
H∑
j=1
|Vijkl(t)|2 (4)
where k′ is again a constant which depends on technological parameters. The point is that this block-wise energy
summarizes the diﬀusion realized independently within eack block in only one value. The longer the diﬀusion
interval t the less Ekl(t). The energy lost between two time instants during the difussion corresponds to that of
the spatial frequencies ﬁltered whereas the energy remaining at the end of the diﬀusion is associated exclusively
with the dc component. Consequently, Ekl(t) can be used as an indicator of the frequency content of the block
(k, l). This energy-based representation can be used for example to estimate the salient regions in a scene. The
diﬀerence between the initial value of the energy and the energy after a long enough diﬀusion accounts for the
contrast within the block considered. The more the value of this diﬀerence, the larger the intensity changes
which determine the frequency content of the block. An example of this operation, computing the diﬀerence of
energy values oﬀ the chip, is shown in Fig. 4. Each block has a size of 4×4px.
We can see that all the processing primitives implemented in FLIP-Q are oriented to deliver a programmable
simpliﬁcation of the scene. The objective is that the image sensor enabling vision in a low-power device becomes
a smart peripheral capable of adapting to the requirements of the running algorithm. The capture of each image
composing a sequence will be determined by the characteristics of the objects to be analyzed at the moment.
Thus, the image sensor will not output raw but pre-processed images that make the subsequent digital processing
much lighter. The point is that the energy cost of such pre-processing must be lower than the energy cost of
directly processing the raw representation of the scene. In the case of FLIP-Q, the maximum power consumption
measured for the capture, processing and A/D conversion of an image ﬂow at 30fps, with full-frame processing
but reduced frame size output, is 5.6mW. We will see shortly that this ﬁgure represents less than 5% of the
whole system power consumption for a vision-enabled WSN node.
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Figure 4. Example of salient region estimation based on the block-wise energy computation.
3. WI-FLIP : A WIRELESS FOCAL-PLANE LOW-POWER IMAGE PROCESSOR
Wi-FLIP is the system resulting from the integration of FLIP-Q and Imote2, a commercial WSN platform from
MEMSIC Corp. This platform (see Fig. 5) is built around the 32-bit ARM5 Marvell PXA271 XScale R© processor
running TinyOS .16 The PXA271 processor, which can operate in a low voltage (0.85V), low frequency (13MHz)
mode, hence enabling very low power operation, is really a multi-chip module including 256kB SRAM, 32MB
SDRAM and 32MB of FLASH memory. An 802.15.4-compliant radio is integrated into the Imote2 system too.
To supply the processor with all the required voltage domains, a Power Management Integrated Circuit (PMIC)
is included. This PMIC supplies 9 voltage domains to the processor in addition to the dynamic voltage scaling
capability. It also includes a battery charging option and battery voltage monitoring. Imote2 was designed to
support primary and rechargeable batteries through an attachable battery board as well as to being powered
via USB. Note that external sensor boards can be connected through expansion connectors. We have used
these connectors to interconnect the Imote2 platform with the FLIP-Q prototype. The interconnection has
been carefully designed according to the number of PXA271’s GPIOs available. Speciﬁcally, there are 34 GPIOs
which can be accessed through the 40-pin connector of the “advanced sensor board” interface of Imote2. Only the
strictly necessary logic to conﬁgure the processing primitives implemented by the FLIP-Q sensor and retrieve the
corresponding outcome is mapped into these GPIOs. Those signals included in the prototype for test purposes
are dismissed. In order to implement this interconnection plan and supply power and biasing to the prototype,
a 2-layer PCB has been designed and fabricated. Two snapshots of the resulting vision-enabled WSN node are
shown in Fig. 6.
Figure 5. Top view (left) and bottom view (right) of the Imote2 platform.
4. PRELIMINARY TESTS
The ﬁrst step to realize any experimental test with the Wi-FLIP platform is to write the corresponding program,
compile it and download it into the PXA271 processor. The standard programming language to develop appli-
cations running on TinyOS is nesC (network embedded system C).17 We have used the widely known cygwin
environment to cross-compile nesC code for the PXA271 processor. The resulting native code, ready to be
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Figure 6. Wi-FLIP : a vision-enabled node for wireless applications.
executed, is downloaded into the mote via USB. In this ﬁrst version of Wi-FLIP, the biasing signals for FLIP-Q
must be manually adjusted through potentiometers before executing any code.
An operation typically needed for artiﬁcial vision applications is edge detection. This operation can be
realized through Diﬀerence of Gaussians (DoG).18 In our case, the diﬀerence between a non-ﬁltered image and a
Gaussian-ﬁltered version of that same image will be computed. We can aﬀord this simpliﬁcation because of the
low noise associated to the frames captured by FLIP-Q, what enables the possibility of skipping the application
of a ﬁrst Gaussian ﬁlter to eliminate high-frequency noise. We make use of the MOS-based RC network to
apply the only Gaussian ﬁlter needed. The absolute value of the pixel diﬀerence between the original non-ﬁltered
image and the ﬁltered image is calculated at the PXA271 processor. Two original images and their corresponding
edge ﬁltered version directly downloaded from Wi-FLIP are depicted in Fig. 7. The algorithm developed ﬁrstly
performs an adaptation of the exposure time, Texp, to the characteristics of the scene at the moment. Operating
in photocurrent integration mode, the voltage Vij representing the value of each pixel depends on Texp. Thus, for
the same power of incident light over the sensor surface, a larger or smaller value of Texp will result respectively
in a larger or smaller excursion of Vij from the reset voltage. If Texp is not correctly set, we will obtain too
dark or too bright images. A simple mechanism to adjust Texp is to force that the mean value of the image falls
around the middle point of the nominal pixel voltage range. In this way, we make sure that most of the pixels
are neither over-exposed nor under-exposed according to the current conditions of the scene. We also use the
MOS-based RC network to compute the mean value of the image by realizing charge redistribution concurrently
with photointegration.
Currently, the only drawback for the implementation of vision algorithms in Wi-FLIP is the low frame rate
reachable. In the case of the edge detection algorithm, the maximum frame rate achieved for full-resolution
images is 0.1fps. This ﬁgure is obtained by setting the frequency of the PXA271’s clock to 416MHz, what means
a power consumption of around 600mW. For the minimum possible clock frequency, 13 MHz, the frame rate is
0.01fps with a power consumption of around 150mW. The bottleneck preventing Wi-FLIP from achieving higher
frame rates is the control of the A/D conversion at FLIP-Q by Imote2. This control, that is not standard and
must be therefore programmed step by step in nesC, is mostly supported by GPIOs featuring very slow switching.
Furthermore, the software overhead introduced by TinyOS also plays an important role. As a consequence, a
great deal of clock cycles is wasted during the conversion. For instance, only the frame conversion for full, half
and quarter resolution at maximum clock speed, i. e. 416MHz, takes respectively 3.9s, 1s and 0.3s. It is therefore
mandatory for future versions of FLIP-Q either the incorporation of internal digital logic realizing eﬃciently the
ADC control or the implementation of a standard interface that speeds up this task, like for example the Quick
Capture Interface provided by the PXA271 processor.
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Figure 7. Two frames after running the edge detection algorithm in Wi-FLIP.
5. CONCLUSIONS
Early vision tasks feature a regular computational ﬂow that can be applied in parallel to the pixels composing
an image. Besides, they do not demand a very accurate operation. Massively parallel analog focal-plane arrays
implementing a SIMD-based processing architecture adapt very well to these properties. They reach a high
performance when carrying out low-level image processing, making subsequent digital stages much lighter and
consequently improving the performance of the whole vision system. We have demonstrated these claims with
a prototype vision chip designed ad-hoc for low-power applications. This prototype has been incorporated as
a peripheral into a commercial WSN platform barely increasing its power consumption. Currently, the only
problem is the non-standard interface through which the interconnection is realized. It forces the use of GPIO
ports making to retrieve data from the prototype extremely slow. The implementation of a standard interface
would speed up greatly this operation, improving in turn the throughput of the system.
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